Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🧵 Core Scheduling
SMT Security, Hyperthreading, CPU Isolation, Sibling Threads
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
146311
posts in
32.6
ms
The
185-Microsecond
Type
Hint
blog.sturdystatistics.com
·
3h
·
Discuss:
Hacker News
,
r/programming
🌊
Glommio
Hestia
:
Hyperthread-Level
Scheduling for Cloud Microservices with Interference-Aware Attention
arxiv.org
·
20h
⚙️
Cooperative Scheduling
Building a Virtual Computer for the Intel 80286
hackster.io
·
5h
⚡
RISC-V
Intel’s new
Xeon
600
processors
confirmed to clock up to 4.9GHz
kitguru.net
·
11h
⚙️
CPU Microarchitecture
The ongoing quest for atomic
buffered
writes
lwn.net
·
2h
🚧
Memory Barriers
A GPU
Microarchitecture
Optimized for Fully
Homomorphic
Encryption
semiengineering.com
·
1d
🔢
Homomorphic Encryption
Utility-Based Cache
Partitioning
: Making Shared
Caches
Smarter in Multi-Core Systems
dev.to
·
3d
·
Discuss:
DEV
🧩
Cache Partitioning
Valuable
News
vermaden.wordpress.com
·
8h
🐧
Linux
MoRI
— AMD's MoE dispatch and
KV
Cache library
github.com
·
1d
🔄
Glommio vs Tokio
Mount
Mayhem
at Netflix: Scaling Containers on Modern
CPUs
netflixtechblog.com
·
2d
·
Discuss:
Hacker News
🔗
Intrusive Containers
Intel announces Xeon 6+ “
Clearwater
Forest” at
MWC
2026, Core 200K+ likely the next “Plus”
videocardz.com
·
13h
⚡
Intel TSX
Kronos
: A Secure and Generic
Sharding
Blockchain Consensus with Optimized Overhead
papers.cool
·
21h
🤝
Paxos
Working With STM32 Arm
TrustZone-Based
Projects in
CLion
blog.jetbrains.com
·
12h
💾
PMem Programming
Scoped
Resources in C with `__attribute__((
mulle
_confined_loop))`
mulle-kybernetik.com
·
14h
🦀
Rust Macros
Securing RISC-V Third-Party IP: Enabling Comprehensive
CWE-Based
Assurance
Across the Design Supply Chain
semiwiki.com
·
7h
🔐
Capability Systems
Intel explains why its latest and upcoming
Xeon
CPUs are great for 5G and
6G
neowin.net
·
17h
🎯
Intel CAT
Dino
in the Machine:
Surviving
the Transformer Latency Trap in C++
hackernoon.com
·
17h
📦
Folly
Green or Fast? Learning to Balance Cold Starts and
Idle
Carbon in
Serverless
Computing
arxiv.org
·
20h
🌍
Edge Computing
Async
in
depth
tokio.rs
·
8h
⏳
Async Rust
The Hidden Optimization Behind Modern LLMs:
Grouped
Query
Attention Explained
pub.towardsai.net
·
8h
🧩
mimalloc
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help